# Design And Implementation Of A Secure Xilinx Based Electronic Voting Machine

# BORUSU VEERA RAGHAVA<sup>1</sup>, DONKA SANTHOSH KUMAR<sup>2</sup>, AKKINA POOJITHA<sup>3</sup>, JAGATA SIVAMANI<sup>4</sup>, G.VEERAPANDU<sup>5</sup>

<sup>1,2,3,4</sup>B.Tech Scholars, Department of ECE,

<sup>5</sup>Assistant Professor, Department of ECE, Aditya College of Engineering and Technology, Surampalem, Kakinada, AP, India.

------

**ABSTRACT-** Voting in the paper was a time consuming and erroneous process. Voting by electronic voting machine (EVM) is a simple, secure, and timesaving technology. The proposed paper consists of the parties assigned to the election can be represented in the box along with the total number of contestants participating in the election process. Biometric is also included in the machine which is a key role paid to avoid fraudulent voters and to prevent fraud. In the voting process begins when a voter votes for a particular party through the bio metric process after the buzzer will display a notification of who voted for the party displayed on the screen. After the completion of the voting process the votes are confirmed by comparing the votes cast with the contestants in their respective The proposed method is useful for college level to all election boards and digital voting system for real-time applications ranging from community college elections to university level elections, as it has the advantage of being able to be reprogrammed to perform different functions according to the user's wishes, which helps to reduce prevalence expenditures.

KEYWORDS- VHDL, FPGA LCD Display, Bio metric, Voting Machine

### **I. INTRODUCTION**

In any vote-based system, casting a ballot is the sole criteria for citizens to choose their representatives. As a result, this entire method should be carried out with the utmost care so that only a reasonable and deserving candidate is chosen solely on the basis of popular vote. Previously, judgments were made using a poll paper structure, in which people cast their votes for their favourite challenger by simply stamping against his or her name, [1] but this technique was prone to flaws such as vote counting and unjustified results Electronic voting machines were devised to address each of these inequalities. Regardless, the concept of a simple electronic voting system with a disposable memory card was a bit random[2]. We designed an electronic voting machine in Verilog HDL using Xilinx ISE 14.7i that can be implemented on FPGA (Field Programmable Gate Array)[3] hardware since we realise how difficult it is to manage control signals.Additionally, this execution includes a secret key that is computerised and difficult to hackatory and qualitative peace engineering perspective.

India is a democratic nation wherein the people are directly involved in electing the candidates for the parliament. It is difficult to practice direct democracy in countries like India, China and several other highly populated States. Elections are a rampart of people's liberty and it is a process of putting a check on undemocratic tendencies. Elections are the backbone of a democratic system, therefore it is necessary to employ efficient methods of conducting elections.

Paper ballot employs uniform official ballots on which names of various parties are printed, voters can come and select the required party .The paper ballot was first adopted in Australian state of Victoria, it thereafter became popular as 'Australian Ballot'. The major drawback in this process is lack of efficiency in counting the votes, dependency on human resource and entertains tampering of votes.

To overcome these flaws electronic voting machine is being used. Electronic voting machine is more efficient than paper ballot process in terms of cost effectiveness since latter uses more usage of paper. EVMs are user friendly as voting process is made easy through push buttons. Votes casted in different centers using EVMs can be uploaded onto a single central unit which makes easier to announce the results.

Idea of EVM in India was emerged by the Chief Election Commissioner in 1977 and he advised E-voting to save time, expenditure on storage, transportation and security of ballot paper. In order to overcome these problems and errors in counting of ballot papers, electronic voting was recommended. Challenges was to develop a machine which would fit into the existing election procedure and appear familiar to the voter, and would be transparent and acceptable to all.


#### **II. Related work**

The demonstrated in their paper that to overcome these difficulties and build a good electoral method,[4] implementation of electronic mechanical devices in the digital domain is given in this paper. It is difficult to tamper votes in the digital domain and provides a secure and safe technique for conducting elections. May, P., Ehrlich, H.C., and Steinke,[5] In their work, Czajkowski, K., Fitzgerald, S., Foster, I., and Kesselman, C.[6] said that the conventional selection approach was a lengthy and error-prone process.[7] Electronic mechanical device (EVM) polling is a simple, safe,[9] and secure method that takes very little time.[8] Only one vote is accepted by the current Electronic Mechanical Devices (EVMs) used in LOK SABHA and an ASSEMBLY election.[10].

#### **III. PROPOSED SYSTEM**

Electronic voting machine plays major role in democratic society for voting system to avoid rigging. For giving privacy for voters and secure, integrity in elections and counting of votes and to avoid age old ballot papers in voting process electronic voting machines are highly necessary. In our work, voting process is considered with 3 contestants namely party0, party1, party2 and seg0, seg1, seg2 are registers to store the votes of party0, party1, party2 respectively. Venable is used to enable voting process and clk is used to enable the entire election process. Vswitch is a 2-bit input which can be used to activate the voting for each contestant respectively. If vswitch is 00, then voters can vote for party0, if vswitch is 01, then voters can vote for party1 and if vswitch is 10, then voters can vote for party2. Dout will hold the total votes of all contestants, invalid is the signal that gets activated when venable is not in high state to start the voting process and if voter tries to vote for any contestant. Security can be incorporated by OTP generation and verification of it from the voter's mobile before allowing the voter for voting process. A pseudo random binary sequence generator (PRBS) can be used to generate a 6-bit random number which can be used as OTP. Hence, the entire process of digital electronic voting system may help in a safe, secure and integrity process in a democratic society.

. The OTP for the above applications are generated by Linear Feedback Shift Register (LFSR). The 8 bit pattern generation circuit to generate a pattern  $X^7+X^5+X^4+X^3+1$  is shown in Figure 1. As the technology advances, the need for low power consumption circuit increases. Thus, the circuit is generally expected to be designed in such a way that it should consume less power, occupy minimum area with improved response time. The use of flip-flop with activated clock in the register design consumes more power which is not sufficient for high throughput, so pulsed latches are used in the place of flip-flops in this proposed work.



#### Figure. 8-bit LFSR circuit

For reducing the power consumption of the device, various methodologies are available in the literature. Dropping the number of transitions is one of the means for power optimization. Transitions are reduced by swapping the bits and applying clock to half part of the circuit. Clock gating is also employed for power optimization. Although various optimization techniques are implemented for minimizing the power consumption of the device, they are not eventually much effective by the means of reducing the speed are also employed in [1]-[5]. The conventional method of serial to parallel architecture and pipelining algorithms are used to increase the speed of the shift register. Also calculation of output value only by considering the past feedback value in the transposed serial architecture, increases the speed. The transformation from long LFSR sequence to several short LFSR sequence in series reduces the overhead. Though several techniques are used to reduce the power, area and speed, they are not efficient in terms of critical path delay.

LFSR is a serially connected flip-flop configuration – shift register configuration – with feedbacks from certain flip-flop outputs – taps – that are XORed together –added in modulo 2 – and connect back to first flip-flop's input. The number and position of taps determine the length and sequence of generated PRBS pattern. An exemplary 8 stage LFSR with tap connections that provide maximum possible sequence length (2n-1 patterns)

CA structure is quite similar to that of LFSR, with the inherent shift register configuration. The basic difference from the LFSR is, the interconnections of individual flip Testing and flops now always include an XOR operation and there is no global feedback. CA consist of 2 types of primary cells, namely 90 and 150 cells, and certain combination of these cells reveal maximum length sequences. The only difference between 90 and 150

cells is, 150 cells have an additional self feedback from the flip-flop output to back to its input. An exemplary 4 stage CA, with appropriate 90 and 150 cell configuration for maximum length PRBS.




Figure An 8 stage maximum length LFSR

The pseudorandom number generator has the following disadvantages:

 $\Box$  When few bits of the plain text and their corresponding ciphertext are known, then it is easy to hack the data by creating the remaining bits in the key sequence.

 $\Box$  It leads to less security.

#### **IV. Implementation:**

Synthesis (XST)

-Produce a netlist file starting from an HDL description

Translate (NGDBuild)

Converts all input design netlists and then writes the results into a single merged file, that describes logic and constraints.

Mapping (MAP)

Maps the logic on device components.

Takes a netlist and groups the logical elements into CLBs and IOBs (components of FPGA).

Place And Route (PAR)

Place FPGA cells and connects cells.

Bit stream generation

#### XILINX Design Process:

Step 1: Design entry HDL (Verilog or VHDL, ABEL x CPLD), Schematic Drawings, Bubble Diagram Step 2: Synthesis Translates .v, .vhd, .sch files into a netilist file (.ngc) Step 3: Implementation FPGA: Translate/Map/Place & Route, CPLD: Fitter Step 4: Configuration/Programming Download a BIT file into the FPGA Program JEDEC file into CPLD Program MCS file into Flash PROM Simulation can occur after steps 1, 2, 3 The tools used in this thesis are **XILINX ISE 14.7** for simulation and Synthesis. The programs are written in verilog language.

Xilinx Tools is a suite of software tools used for the design of digital circuits implemented using Xilinx Field Programmable Gate Array (FPGA) or Complex Programmable Logic Device (CPLD). The design procedure consists of (a) design entry, (b) synthesis and implementation of the design, (c) functional simulation and (d) testing and verification. Digital designs can be entered in various ways using the above CAD tools: using a schematic entry tool, using a hardware description language (HDL) – Verilog or VHDL or a combination of both. In this thesis we will only use the design flow that involves the use of Verilog HDL.

#### **Creating a New Project**

Xilinx Tools can be started by clicking on the Project Navigator Icon on the Windows desktop. This should open up the Project Navigator window on your screen. This window shows (see Figure 1) the last accessed project.

ISE Project Navigator (M.53d) - H\Half Adder\HA\HA.xise - (Design Summary (Synthesized))		and the second se	and the second se	and the second se	and the second second	-	- @ ×
🗴 File Edit View Project Source Process Tools Window Layout Help							- @ ×
I (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2	5 B B B P K? > 1	c 📌 🛛 💎					
Design +			HA Project Status (05	/18/2015 - 09:09:41)			
View a cy implementa gg simula	Project File:	HA.xwc		Parser Errors:		No Errora	
Medule Level Utilization	Module Name:	HA		Implementation Stat	M1	Syntheseed	
	Target Device:	xc29100c	5vq100	• Errors:		No Errora	
db Report	Product Version:	15E 12.1		• Warnings:		No Warnings	
Static Timing	Dunga Goali	Balancod		- Routing Result	in i		
se Pors and warnings	Design Strategy:	Silve Defe	of Contocked)	<ul> <li>Timing Construction</li> </ul>	anta:		
A Synthesis Messages	Environment:	System Se	210mms	Final Timing Se	ore		
Place and Route Messages		De	evice Utilization Summary (er	timated values)			1.1
Timing Messages	Logic Utilization	U	sed	Available	Utilization		
All Implementation Messages	Number of Slices		1		960		0%
Detailed Reports     Synthesis Report	Number of 4 input LUTs		2		1920		0%
- Translation Report	Number of bonded IOBs		4	-	66		6%
No Processes Running     Map Report     Place and Route Report							
Processes: HA     Processes: HA     Processes: HA			Detailed Report				1-1
	Report Name	Status	Generated	Errors	Warnings	Infos	
	Synthesis Report	Qurrent	Mon 18, May 09:09:41 2		0	0	
Sacondary Banotte         Sacondary Banotte           Usar Constraints         Design Properties           Socondary Banotte         Enable Message Filtering	Translation Report				-		
	Map Report	_					
C) Generate Programming	Place and Boute Beport	_					
Configure Target Device     Analyze Design Using C     Show Variants     Show Warnings	Power Report						
Console	11	_				-	Æ ×
Process "Synthesize - XST" completed successfully							
Launching Design Summary/Report Viewer							-
e							
Start Cosion C Plan ( )	C) XC	Design Su	mmary (Synthesized)				
						A 40 M 10	AM 09-10
					-		Janoscio

#### **Opening a project**

Select **File->New Project** to create a new project. This will bring up a new project window (Figure 2) on the desktop. Fill up the necessary entries as follows:

				×
New Project	Wizard			
Create New Pro Specify project location Enter a name, locati Name: Location: Working Directory: Description:	FA FA H:VFull AdderVFA	ie project		] att
Select the type of to <u>T</u> op-level source typ HDL	op-level source for the p	roject		
More Info			Next C	ancel

Project Name: Write the name of your new project

**Project Location**: The directory where you want to store the new project (Note: DO NOT specify the project location as a folder on Desktop or a folder in the Xilinx\bin directory. Your H: drive is the best place to put it. The project location path is NOT to have any spaces in it eg: H:\Full Adder\F A is NOT to be used).Leave the top level module type as HDL.

Clicking on NEXT should bring up the following window:

Project Settings	
Specify device and project properties.	
Select the device and design flow for the pr	roject
Property Name	Value
Product Category	All
Family	Spartan3E
Device	XC3S100E
Package	VQ100
Speed	-5
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	
VHDL Source Analysis Standard	VHDL-93

For each of the properties given below, click on the 'value' area and select from the list of values that appear. **Device Family**: Family of the FPGA/CPLD used. In this thesis we will be using the **Spartan3E FPGA's**.

**Device**: The number of the actual device. For this lab you may enter **XC3S100E** (this can be found on the attached prototyping board)

Package: The type of package with the number of pins. The Spartan FPGA used in this lab ispackagedin VQ100 package.package

**Speed Grade**: The Speed grade is "-5". **Synthesis Tool**: **XST** [VHDL/Verilog]

International organization of Scientific Research

**Simulator:** The tool used to simulate and verify the functionality of the design. Modelsim simulator is integrated in the Xilinx ISE. Hence choose "Modelsim-XE Verilog" as the simulator or even Xilinx ISE Simulator can be used.

Then click on **NEXT** to save the entries.

				>
New Project Wi	and a			
New Project Wi	zard			_
Provident Commence				
Project Summary				
Project Navigator will crea	te a new project wi	ith the following specifications.		
Project:				
Project Name	: FA			
Project Path	: H:\Full Ad	ider\FA		
Working Dire	ctory: H:\Fu	111 Adder\FA		
Description:				
Top Level So	urce Type: H	HDL		
Device:				
Device Famil	y: Spartan3E	Ξ		
Device:	xc3s100e			
Package:				
Speed:	-5			
Synthesis To	ol: XST (VHI	DL/Verilog)		
Simulator: I	Sim (VHDL/Ve	erilog)		
Preferred La	nguage: Veri	llog		
Property Spe	cification i	in Project File: St	ore all values	
Manual Compi	le Order: fa	alse		
VHDL Source	Analysis Sta	andard: VHDL-93		
Message Filt	ering: disak	oled		


A project summary window is opened click on finish.

In order to open an existing project in Xilinx Tools, select **File->Open Project** to show the list of projects on the machine. Choose the project you want and click **OK**.

Clicking on NEXT on the above window brings up the following window:

Open Project	the second se	Managerant Paller	
Studies (H:)	► Half Adder ► HA ►	- Search HA	Q
Organize 👻 New folder		8== 🗸	
🔆 Favorites	Name	Date modified T	
	\mu _xmsgs	18-05-2015 AM 09 Fi	
E Desktop	ipcore_dir	18-05-2015 AM 09 Fi	
Carl Libraries	🍌 iseconfig	18-05-2015 AM 09 Fi	
Apps 🛛	🗼 xst	18-05-2015 AM 09 Fi	
Documents =	IN HA	18-05-2015 AM 09 X	
Downloads			ect a file to
Music		· · · · · · · · · · · · · · · · · · ·	preview.
Pictures			
Videos			
RASAD			
Computer			
Network			
😝 Control Panel 👻 <		P	
File name	e: [	✓ ISE Project Files (*.xise)	-
		Open Ca	ancel

If creating a new source file, Click on the NEW SOURCE.



A window pop up is opened.

New Source Wizard	
Select Source Type select source type, file name and its location. (CORE Generator & Architecture Wizard) Schematic User Document Verilog Test Fisture VHDL Module VHDL Backage HDL Package Embedded Processor	File name: fa Location: H: \Full Adder \FA X Add to project
More Info	Next Cancel

International organization of Scientific Research

Select **Verilog Module** and in the "File Name:" Enter the name of the Project. Then click on **Next** to accept the entries. This pops up the following window.

New Source Wizard					
Define Module					
Specify ports for module.					
Module name fa					
Port Name	MSB	LSB			
a	input	-			
b	input	-			
cin	input	-			
sum	output	-			
carry	output	-			
	input	-			
	input	-			
	input	-			
	input	-			
	input	-			
	input	-	(m)		

In the **Port Name** column, enter the names of all input and output pins and specify the **Direction** accordingly. A Vector/Bus can be defined by entering appropriate bit numbers in the **MSB/LSB** columns. Then click on **Next**>to get a window showing all the new source information.

<ul> <li>•••</li> </ul>	lew Source Wi	zard		
Summa	-			
Add to Proj Source Dire Source Typ Source Nan Module nan	ect: Yes ctory: H:\Full Ac e: Verilog Module he: fa.v he: fa	dder \FA	rce with the following specification	ns.
Port Definit	ions: a b cin sum carry	Pin Pin Pin Pin Pin	Input Input input output output	
More Info				Finish Cancel

click on Finish to continue.

The source file will now be displayed in the **Project Navigator** window.


ISE Project Navigator (M.S3d) Ht/Full 7		and the second se
	e Process Jools Window Layout Lleip	
	x   5 0   × / / 23 23 / 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
••□8×		
Wave: 🐵 🎬 Implamenta 🗁 🚟 Simula	A 10 Company ( Company)	
Histarchy	a // Engineeri	
A	* 5 // Greate Bate: 93:14:14 05/10/2015	
Non fa (fa.v)	6 // Create Date: 09:44:14 05/18/2015 7 // Design Name:	
	* 8 // Hotula Name: In	
	p // Evolution Name: 10 // Target Devices:	
	10 // Larget Devices:	
	12 // Description:	
	13 // Dependencies:	
	38 //	
	16 // Revision:	
	17 // Bevision 0.01 - File Created 18 // Additional Commonly	
	19 //	
	20 module fai	
C2 No Processes Running	22 anput w,	
Processes fa	23 Input h,	
Design Summary/Reports     Design Utilities     User Constraints	5 24 input cin, 25 output sum,	
Design Utilities     User Constraints	26 Output daty	
iii 🚱 Synthesize XST	27 )2	
Generate Programming	28	
Generate Programming	an endedule	
- 6ª Analyze Design Using C	. 91	
unie -		
Started 1 "Launching ISE I Launching Design Summary/P	Text Editor to edit fa.v".	
the second second second second		
н		
Start 92 Design C Files ()	P 6.v Summary Li	
-		In1Cel1 V

The source file window can be used as a text editor to make any necessary changes to the source file. All the input/output pins will be displayed. Save your Verilog program periodically by selecting the **File->Save** from the menu. You can also edit Verilog programs in any text editor and add them to the project directory using "Add Copy Source".

	t/fullAdder/FAVAulse (Bov1] euros Precess Tools Window Lacout Hele	
		= 10'
) 🔗 🖬 🕼 🗠 🖏 🔂 🕼	· · · · · · · · · · · · · · · · · · ·	
	1 # x 1 'timescale ing / ipa	
- Views 😻 🔐 Implementa 🗁 👯 1	Simula and 2 ///////////////////////////////////	
Higrarchy	3 // Companys	
E FA		
E Cl xc3s100e-5vg100	A CONTRACTOR DATA: 05/38/2015	
(Minth ta (ta.v)	5 7 // Dubigs Hands	
i (fax)	*2. B // Mndulm Name: Fa	
4	b // Project Namei b // Target Devicesi	
1		
	76 13 //	
1	34 14 // Dependencies:	
	15 //	
	16 // Revision: 17 // Revision 0.01 - File Created	
	17 // Mevision 0.01 - File Created 18 // Additional Commentar	
	19 //	
	20 ////////////////////////////////////	
No Processes Running	21 module is(	
Processes ta	22 imput a. 25 imput b.	
Design Summary/Res		
Design Summary/Rep	Ports 25 output pum	
Design Summary/Reg Design Utilities User Constraints B C Synthesize - XST	26 output carry	
Synthesize - XST	27 );	
Implement Design	28	
Generate Programmia		
Configure Target Devi     Analyze Design Using		
- Analyze Design Using	9 to 92 endmodule	
insole		8
Started : "Launching I	ISE Text Editor to edit fa.v".	
Launching Design Summa	ary/Report Viewer	
m		,
Start 42 Dorgn 10 Fier	Aux* E Entry Control of Contro	
and the state of the state		Ln 19 Col J Verik
		Ln 19 Col 3 Verile


#### Simulating and Viewing the Output Waveforms:

Click on simulation select the existing file and expand ISim Simulator and click on Behavioral check syntax to check the Errors.



Here we can give the inputs. Right click on the selected input click on force constant and enter the input value click on Ok.

Click on Run option in the tool bar to check input and output waveforms.



## Synthesis and Implementation of the Design:

Click on Implementation select the existing file and double click on Synthesize-XST. If there are errors correct it. If there are no errors click on design summary and reports.

sign ↔ ⊡ # ×		10-1	Design	Overview	-				fa Project Status (05	/18/2015 -	10:08:00)				
🝸 View: 🐵 🗱 Implementa 🗇 🔜 Simula	10		- 0	IOB Properties		Project File:	FA.xise			Parser Erro	ars:			No Errors	_
Hierarchy				Module Level Utilization		Module Name:	fa			Implement	tation State:			Synthesized	
FA	-			Timing Constraints Pinout Report		Target Device:	xc3s10	0e-5vq100		+ Erro	HTSI .			No Errors	
Salation (fa.v)	0		- 0	Clock Report		Product Version:	ISE 12	1		- Wa	mings:			No Warnings	
1 1 1	-		-0	Static Timing and Warnings		Design Goal:	Balanc	ed		- Rou	ting Results:				
	30	1		Parser Messages		Design Strategy:	Xiinx D	efault (unio	ched)	• Tim	ing Constrair	tsi			
	00		- 6	Synthesis Messages		Environment:	System	Settings		+ Finz	I Timing Sco	e:			
1				Translation Messages Map Messages											
				Place and Route Messages				Device U	tilization Summary (er	timated va	lues)				I-
				Timing Messages Bitgen Messages		Loois Utilization		Used		Available	,		Utilization		 -
				All Implementation Messages		Number of Sices			1			960			0%
	E.	÷-	Detaile	d Reports Synthesis Report		Number of 4 input LUTs			2			1920			09
				Synthesis Report Translation Report		Number of bonded IOBs			5			66			77
No Processes Running				Map Report				-							
	i.			Place and Route Report Post-PAR Static Timing Report					Detailed Report	-					 Ŀ
Processes: fa				Power Report		Report Name	State	-	Generated	•	Errora	Warr	-	Infos	 -
Design Utilities		LL .		Bitgen Report	-	Synthesis Report	Quirre		Mon 18, May 10:07:59 2	0.45	Lindra .	-		0	-
		Desi	an Pro	perties		Translation Benort	Corre		Hori 16, Hay 10/07/39 2	015		-			
(i) Q Synthesize - XST     (i) Implement Design		1.1	En En	able Message Filtering		Map Report						-			-
Generate Programming		Opt		lesign Summary Contents ow Clock Report		Place and Boute Report									 -
Configure Target Device Analyze Design Using C			Sh	ow Failing Constraints		Power Report						-			
Analyze Design Using C			Sh Sh	ow Warnings		Post-PAR Static Timing Report	-					-			-
nsole															
Minimum input arrival															
Maximum output require Maximum combinational															
Maximum compinational	pach	de.	ay:	5.//6BB											
	1	_				<b>x</b>									


Open the Synthesis Report in the Detailed Reports to see the Device utilization Summary and Timing Report of the current project.

# Design And Implementation Of A Secure Xilinx Based Electronic Voting Machine


ISE Project Navigator (M.53d) - H:\Full Ad	dder\FA\FA.xise = [Design Summary (Synthesized)]	
Eile Edit View Project Source	Process Jools Window Layout Help	- @ ×
🗋 🏓 🖬 🕼 😓 🐰 🛍 🖻 🗙	5 CH   > ア 2 2 3 7 3 入 5 日 0 3 ア 1 2 1 2 2 2 9	
Desgn + □ # ×	Construction function fun	
Orocesses Running     Design Summary/Reports     Design Summary/Reports     Design Summary/Reports     Design Values     Design Values     Design Values     Design Values     Analyze Design Using C-	Twillion Report         More Report           North Add Static Througe Report         NOTH: THESE TINING WINGERS ARE ONLY A SYNTHESIS ESTIMATE.           Top of Report         NOTH: THESE TINING WINGERS ARE ONLY A SYNTHESIS ESTIMATE.           Top of Report         NOTH: THESE TINING WINGERS ARE ONLY A SYNTHESIS ESTIMATE.           Synthesis Report         NOTH: THESE TINING WINGERS ARE ONLY A SYNTHESIS ESTIMATE.           Synthesis Observations         Clock Information:           HOL Completion         Not clock signals found in this design           HOL Synthesis Report         No clock signals found in this design           HOL Synthesis Report         No synchronous control signals found in this design           HOL Synthesis Report         No synchronous control signals found in this design           HOL Synthesis Report         No synchronous control signals found in this design	
Start Cesion () Files ()	Partition Report     Final Report     Final Report	-
start with Design ( Piles ( )	fa.v Design Summary (Synthesized)	
(3) = 4 = 0	• () 4) 😰	🙀 AM 10:13

### View RTL Schematic:

Expand Synthesize-XST and click on view RTL Schematic and click ok.



The window with Top module is opened to view the internal modules click on the top module.



# **V. SIMULATION RESULTS**




Fig. Area Report

#### **VI. CONCLUSION AND FUTURE WORK**

Electronic voting machines are primary for elections in college level, panchayat or state, country and international levels to maintain integrity in the entire process. We have considered 3 contestants and their voters are stored in separate registers and the total votes for all contestants are also counted and stored for final analysis in the election system. Security can be provided using a 6-bit OTP generation process using pseudo random binary sequence generator. Thus, the process provides a privacy for voters, safe and secure conduction of elections in all levels.

#### REFERENCES

- [1]. Smith, T.F., Waterman, M.S.: Identification of Common Molecular Subsequences. J. Mol. Biol. 147, 195–197 (1981).
- [2]. May, P., Ehrlich, H.C., Steinke, T.: ZIB Structure Prediction Pipeline: Composing a Complex Biological Workflow through Web Services. In: Nagel, W.E., Walter, W.V., Lehner, W. (eds.) Euro-Par 2006. LNCS, vol. 4128, pp. 1148–1158. Springer, Heidelberg (2006)
- [3]. Czajkowski, K., Fitzgerald, S., Foster, I., Kesselman, C.: Grid Information Services for Distributed Resource Sharing. In: 10th IEEE International Symposium on High Performance Distributed Computing, pp. 181–184. IEEE Press, New York (2001)
- [4]. Foster, I., Kesselman, C., Nick, J., Tuecke, S.: The Physiology of the Grid: an Open Grid Services Architecture for Distributed Systems Integration. Technical report, Global Grid Forum (2002).
- [5]. N.S.N. LAKSHMI PATHI RAJU, A.PRAVIN, N.S.MURTHY SHARMA, S.S.KIRAN A Novel Proposal On Implementation Of Polling Percentage Improvement System Through Embedded Based Integration Of electronic Voting Machine And Other Methodologies – IJ ETA ETS ISSN: 0974-3588 | JULY "12 – DECEMBER "12 | Volume 5 : Issue 2 pp 1-5
- [6]. Jeremy Clark, Aleks Essex and Carlisle Adams "Secure and Observable Auditing of Electronic Voting Systems using Stock Indices" 0840-7789/07/\$25.00 ©2007 IEEE
- [7]. Leyou Zhang, Yupu Hu, Xu'an Tian and Yang Yang "Novel Identitybased Blind Signature for ElectronicVoting System" 978-0-7695-3987-4/10 \$26.00 © 2010 IEEE DOI 10.1109/ETCS.2010.198 4.
- [8]. Ying Qiu and Huafei Zhu "Somewhat Secure Mobile Electronic-voting Systems Based on theCut-and-Choose Mechanism" 978-0-7695-3931-7/09 \$26.00 © 2009 IEEE DOI 10.1109/CIS.2009.39
- [9]. Arunkumar.N and Arunkumar.P.L "Analysis, Design & Real-Time Implementation of Electronic Voting Machine". 6. J. Paul Gibson, Eric Lallet, and JeanLuc Raffy "Engineering a Distributed e-Voting System Architecture: Meeting Critical Requirements" H. Giese (Ed.): ISARCS 2010, LNCS 6150, pp. 89–108, 2010.c\_Springer-Verlag Berlin Heidelberg 2010.
   [10]. Rui Joaquim, André Zúquete and Paulo Ferreira "REVS A ROBUST ELECTRONIC VOTING SYSTEM" 8. Mohammad Hajjar,
- [10]. Rui Joaquim, André Zúquete and Paulo Ferreira "REVS A ROBUST ELECTRONIC VOTING SYSTEM" 8. Mohammad Hajjar, Bassam Daya, Anis Ismail and Haissam Hajjar "AN E-VOTING SYSTEM FOR LEBANESE ELECTIONS" Journal of Theoretical and Applied