Meenakshi Suthar, Neha Gupta, Priyanka Soni / IOSR Journal of Engineering (IOSRJEN) www.iosrjen.org ISSN : 2250-3021

Vol. 2 Issue 1, Jan.2012, pp. 124-127

Design of Low Power, Low Voltage Multiplier for Wide Applications

Meenakshi Suthar Mody Institute of Technology & Sciences Lakshmangarh Neha Gupta Mody Institute of Technology & Sciences Lakshmangarh Priyanka Soni Mody Institute of Technology &

Sciences

Lakshmangarh

ABSTRACT

Analog multipliers found its wide spread applications in the era of signal processing, neural networks as well as frequency doublers, RMS circuits and phase detectors (phase lock loop). The major advantages of multiplier are high speed, low power high linearity, and less dc offset error. This paper presents how multipliers are used in such applications. Supply voltage is 0.5V. The circuits are designed and simulated using TSPICE simulator by level 49 parameters (TSMC) in 0.8 um standard CMOS technology.

Keywords- Four-Quadrant Multiplier, Frequency Multipliers, Phase Lock-Loop.

1. INTRODUCTION

Analog multiplier is an important basic building block in communication systems like analog signal processing systems; for example frequency mixers, variable gain amplifiers. adaptive filters, phase-locked loop, amplitude modulators, frequency doublers, rectifiers and demodulators etc. A multiplier performs the linear product of two signals either in current domain or voltage domain. When both the input signals are free to take either of positive or negative polarity then the multiplier is said to perform four quadrant multiplications. Since multiplication is performed by nonlinear devices (BJT, MOSFET) so the linear range in which multiplier can yield expected output is limited according to the topology of circuits. The basic block diagram of four-quadrant voltage mode Multiplier is shown in Figure 1. The purpose of implementation of this multiplier is to implement applications of multiplier.

2. SCHEMATIC OF FOUR-QUADRANT MULTIPLIER

Here we present a low voltage, low power, high linearity and high speed Multiplier circuit which operates in the voltage mode using parallel connected MOS devices at the input side and diode connected MOS devices as a load at the output side. Figure 12

shows how transistors can be used to implement Multipliers. In order to reduce the number of devices parallel structure is useful compared to cascaded structure. The basic block diagram of four- quadrant voltage mode Multiplier is shown in Figure 1. The purpose of implementing this structure is to reduce the number of devices with minimum size. In this design, instead of using NMOS at the load side PMOS are used because of its negative threshold voltage.





Since transistors are operating in the triode region, let us consider the equation for small signal model.[4]

$$\mathbf{i}_{d} = \mathbf{K}' \mathbf{V}_{ds} \mathbf{V}_{gs} \tag{1}$$

$$V_{ds_1} = V_{0_1} - V_x \tag{2}$$

$$V_{ds_2} = V_{0_2} - V_x \tag{3}$$

$$V_{ds_3} = V_{0_1} + V_x \tag{4}$$

$$V_{ds_4} = V_{0_2} + V_x \tag{5}$$

$$i_{d_1} = K' V_{ds_1} (V_x - V_y)$$
 (6)

$$i_{d_2} = K' V_{ds_2} (-V_y - V_x)$$
 (7)

$$i_{d_3} = K' V_{ds_3} (-V_y + V_x)$$
 (8)

$$i_{d_4} = K' V_{ds_4} (V_y + V_x)$$
 (9)

$$i_{d_1} + i_{d_3} = K'[(-2V_xV_y) + (2V_x^2)]$$
(10)

Meenakshi Suthar, Neha Gupta, Priyanka Soni / IOSR Journal of Engineering (IOSRJEN) www.iosrjen.org ISSN: 2250-3021

Vol. 2 Issue 1, Jan.2012, pp. 124-127

$$i_{d_2} + i_{d_4} = K'[(2V_xV_y) + (2V_x^2)]$$
(11)

$$(i_{d_2} + i_{d_4}) - (i_{d_1} + i_{d_3}) = 4K'V_xV_y$$
 (12)

Above equation shows that the output of Multiplier is depends on the transconductance parameter, which in turn depends on the threshold voltage and W/L ratio of the device.

3. SIMULATION RESULTS

Output of the Multiplier is differential output and is as shown in Figure 3 i.e. $V_{out} = (V_{o1} - V_{02})$ and is obtained by setting $V_{x1} = V_{x2} = 1$ GHz and $V_{y1} = V_{y2} = 10$ GHz. Input signals are shown in Figure 2. Common mode noise gets eliminated completely because of differential output.





Fig. 3 Outputs of the Multiplier

4. APPLICATIONS OF MULTIPLIERS

There are many applications of multipliers. Few of them are given below. All these are designed by introducing four-quadrant multiplier.

4.1. Modulators

Modulator a process where an information-carrying signal is introduced into a carrier signal. In amplitude Modulation, the amplitude of the carrier carries the information of the modulating signal

$$V_{o} = V_{cA}(1 + m\cos\omega_{c}t)\cos\omega_{c}t$$
$$= V_{1}V_{2}\cos\omega_{c}t + \frac{V_{1}V_{2}}{2}m\cos(\omega_{c} - \omega_{m})t + \frac{V_{1}V_{2}}{2}\cos(\omega_{c} + \omega_{m})t$$
(13)

For higher frequencies, single device modulators are used and the square-law term of the transfer characteristics of the device provides the multiplication function which is done by MOS device not by BJT.



Meenakshi Suthar, Neha Gupta, Priyanka Soni / IOSR Journal of Engineering (IOSRJEN) www.iosrjen.org ISSN : 2250-3021

Vol. 2 Issue 1, Jan.2012, pp. 124-127



Fig. 4 Amplitude Modulation

$$V_{o}(t) = K \Big(V_{c}(t) V_{m}(t) \Big)$$

= $K \sum_{n=1}^{\infty} V_{1} V_{2} \cos n W_{c} t + V_{1} V_{2} \cos W_{m} t$
= $\sum_{n=1}^{\omega} V_{1} V_{2} \cos(n W_{c} t - W_{n} t) + V_{1} V_{2} \cos(n W_{c} t + W_{n} t)$ (14)

4.2. Phase Locked-Loop

Phase detector is an essential element in phase locked loops. PLL's are widely used in frequency synthesizer. Phase lock loop is universal building block used in both analog and digital applications. The basic structure of phase lock loop is shown in figure . Phase detector finds the phase difference between input and output signals of the controlled oscillator and locks the PLL on zero phase difference. Analog multiplier is most widely used as phase detector in PLL's.



Fig. 5 Block diagram of a phase lock loop

If unmodulated signals of identical frequency are applied to the inputs, the circuit behaves as a phase detector and produces an output whose dc component is proportional to the phase difference between the two inputs.the output waveform that results is shown in figure and consist of a dc component at twice the incoming frequency .the dc component is given by

$$V_{avg} = \frac{1}{2\pi} \int_0^{2\pi} V_o(t) d(W_o t)$$
(15)

If input signals are comparable to or smaller than V_t , the circuit still act as a phase detector. However the output voltage then depend both on the phase difference and on the amplitude of the two input waveforms.



Fig. 6 (a) signal 1(b) signal 2 (c) Phase detector output

4.3. Generation of integer powers

By connect the two input of a multiplier together, a square can be obtained. If the input to the square can be



Fig. 7 Squarer

Meenakshi Suthar, Neha Gupta, Priyanka Soni / IOSR Journal of Engineering (IOSRJEN) www.iosrjen.org ISSN : 2250-3021

Vol. 2 Issue 1, Jan.2012, pp. 124-127

obtained. If input to the square is V_x , the output is $\frac{V^2}{2K}$. By feeding the output of square along with original input to another multiplier, we get a squarer. The same principle can be extended to generate any higher integer power of analog signals.

4.4. Frequency Multiplier

A square can be used as a frequency doubler. If the input V_x to the squarer is sinusoidal signal, a sin ωt , its output is given as



Fig. 8 Frequency Tripler

$$V_o = \frac{A^2 \sin^2(\omega t)}{k}$$
(16)
$$= \frac{A^2 (1 - \cos[(2\omega t)))}{k}$$
(17)

Thus the output signal contains the dc component and co sinusoidal component of frequency 2ω , which is twice that of input signal.

5. CONCLUSION

In this paper "Low Power, Low Voltage High Speed Multiplier with Applications", the multiplier circuit is implemented in 180nm technology with minimum transistor sizes (W/L=180nm/180nm). It can be operated even at low Supply voltage VDD=0.5V. Band width of operation is about 4THz, which is suitable for high frequency/high speed applications. This circuit has very less THD. Therefore the proposed structure with less number of transistors occupies less area and hence consumes less power. In this paper applications of multiplier are given to analyze further implementations. The circuit is designed using 180nm-TSMC MOSIS Level- 49 model and then simulated using TSPICE

(SPICE Simulator). Major issue of this paper is to design a low power, low voltage, high speed multiplier with less area along with its applications.

TABLE I. PARAMETER TABLE

Parameters	Multiplier
W/L(minimum)	180nm/180nm
VDD	0.5 V
Offset error across output	Zero Volt
Linearity error	Less compared to
	GHz Multiplier
Power in watts	700Uw
Vx and-Vx	500mV,1GHz
Vy and-Vy	500mV,10GHz
No. of transistors	6

REFERENCES

- [1] Boonchai Boonchu and Wanlop Surakampontorn, "A four-quadrant Analog Multiplier using basic differential pair", *IEEE 2004 ,pp 290-293*.
- [2] A Naderi, H Majarrad, H Ghasemzadeh, "Four Quadrant CMOS Analog Multiplier Based on new Current Suarer circuit with high speed", *IEEE*,2009,pp 282-286.
- [3] Srividya .P, Kr Rekha and Dr. K.R Natraj, "VLSI Implementation of an Analog Multiplier For Modem", *International Journal of Engineering Science and Technology, Vol. 3 No. 2011.*
- [4] Akshatha B C,A Vijay Kumar, "Low Voltage, Low Power, High Linearity, High Speed CMOS Voltage Mode Analog Multiplier" *IEEE ICETET-2009*.
- [5] Zhangcai Huang, Yasuaki Inoue, Hong Yu and Quan Zhang, " A Wide Dyanamic Range Four Quadrant CMOS Analog Mulitplier using Active Feedback", *APCCAS 2006,pp 708 711*.
- [6] Navin Saxena and James J Clark, "A Four Quadrant Analog Multiplier for Analog Neural Networks", *IEEE 1994, vol 29,pp 746-749.*
- [7] Shuo- Yuan Hsiao and Chung-Yu Wu, "A 1.2 V CMOS Four Quadrant Analog Mulitplier", *IEEE* 1997,pp 241-244.
- [8] Boonchai Boonchu Wanlop Surakampontorn, "CMOS Voltage Mode Analog Multiplier", *IEEE* 2007,pp 1989-1992.