Implementation of unified architecture of 802.11a and 802.16a PHY layers using Verilog HDL (R & D)

Brijesh Darji¹, Bhavna Pancholi²

¹Electrical Engineering Department, Faculty of Technology and Engineering, M.S.University of Baroda, Gujarat, India.
²Electrical Engineering Department, Faculty of Technology and Engineering, M.S.University of Baroda, Gujarat, India.

¹18, Sunrise classic society, B/H Arunoday Society, Vallabh Vidyanagar, Gujarat

Abstract—WiFi and WiMAX are widely used wireless technologies for accessing internet. This paper elaborates the implementation of unified physical layers of WiFi and WiMAX technologies which are compliant to IEEE standards 802.11a and 802.16a respectively. The PHY specifications of these standards are described with block schematics. The scope of this paper is limited to the digital signal processing involved in the PHY layers of WiFi and WiMAX technologies.

Keywords: OFDM, WiFi, WiMAX, Verilog

1. INTRODUCTION

WiFi and WiMAX are the well developed and standardized technologies working on OFDM platform. Their physical layer architecture are much similar accept WiMAX physical layer has RS encoder & Decoder at transmitter and receiver respectively. In this paper the physical layer specification similarities and differences of IEEE 802.11a (WiFi) and IEEE 802.16a (WiMAX) are discussed. We used the conventions for WiFi as 11a and IEEE 802.16a for the e

Table 1. Architectural differences between IEEE 802.11a and IEEE 802.16a

<table>
<thead>
<tr>
<th>Blocks of Unified PHY layer</th>
<th>Change done in IEEE 802.11a(WiFi) configuration upon high level on WiFi/WiMAX select line</th>
<th>Change done in IEEE 802.16a(WiMAX) configuration upon low level on WiFi/WiMAX select line</th>
<th>Decoder puncture</th>
<th>Interleaver</th>
<th>De-interleaver</th>
<th>Mapper</th>
<th>De-mapper</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scrambler</td>
<td>will be configured to 7 bits LFSR</td>
<td>will be configured to 15 bits LFSR</td>
<td>De-puncture</td>
<td>Interleaver</td>
<td>De-interleaver</td>
<td>Mapper</td>
<td>De-mapper</td>
</tr>
<tr>
<td>Descrambler</td>
<td>will be configured to 7 bits LFSR</td>
<td>will be configured to 15 bits LFSR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reed-Solomon coder</td>
<td>N/A</td>
<td>will be enabled</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reed-Solomon decoder</td>
<td>N/A</td>
<td>will be enabled</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Convolutional encoder</td>
<td>configuration does not change</td>
<td>configuration does not change</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Viterbi decoder</td>
<td>configuration does not change</td>
<td>configuration does not change</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Puncture</td>
<td>Appropriate puncture module</td>
<td>Appropriate puncture module</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1. Architectural differences between IEEE 802.11a and IEEE 802.16a
2. IMPLEMENTATION OF DIFFERENT BLOCKS

Scrambler:
Randomize input data to eliminate long streams of ones and zeros.

Scrambler of 802.11a

![Scrambler of 802.11a](image1)

The scrambler removes the long streams of zeros and ones at the transmitter which causes loss of synchronization at the receiver. This is done by randomizing the input data with performing modulo 2 additions of input and the LFSR output having polynomial

\[ S(x) = x^7 + x^4 + 1 \]

Here the initial state is used 1111111. i.e. all ones.

Scrambler of 802.16a

![Scrambler of 802.16a](image2)

Here 15 bit LFSR is used with polynomial as below mentioned.

\[ S(x) = x^{15} + x^{14} + 1 \]

The initial state used is 100101010000000.

Unified scrambler

As shown in figure , the unified scrambler has same hardware of 802.16a scrambler in addition with one 2:1 mux and one modulo 2 adder. This scrambler gets configured to 802.11a or 802.16a as per the select line WiFi/WiMAX. If the line is 1, then the WiFi data is selected at output and for low level on the line WiMAX data is selected at the output.
Fig 7 Waveform for WiMAX with long stream of 1’s as input

Data_i shows input data stream. data_o shows output data stream. WiFi_nWiMAX is a selection line when it is 1 then WiFi is selected and when it is 0 then WiMAX is selected. test_reg is used to initialize shift register. rst_i is the reset input when it is high shift reg is reseted and initialized by 1111111111111111 and if WiFi is selected then it is initialized by 1001010100000000.

Implementation of Interleaver and de-interleaver

Interleaver is used for spreading the coded information over a block. This helps in preventing the information against the burst noise. For an uninterleaved coded data the burst noise can corrupt many bits and hence the viterbi decoder may not recover the original information. If the coded is interleaved then even in case of burst noise when the data is de-interleaved the burst noise is spread over entire block giving the viterbi decoder more chances of decoding the correct information. This is shown in fig 8. The same hardware is used for de-interleaver purpose with input and output swapped.

As shown in fig 8 the interleaver takes the input data row wise and outputs it column wise spreading the data over a block which is a size of interleaver.

Specifications of interleaver for 802.11a
Block sizes: 48, 96, 192 and 288
Specifications of interleaver for 802.16a
Block sizes: 192, 384, 768 and 1154

Functional simulation waveforms of Interleaver and deinterleaver block

Fig 9 Waveform of interleaving for block size 48

Fig 10 Waveform of interleaving for block size 384

‘int_din’ is the serial data from puncture block. ‘int_nd’ remains high when interleaver is taking data from puncture block. ‘int_rdy’ high informs that interleaved data is available on output data line ‘int_dout’. Here interleaver is implemented of block size 48 for WiFi (6-rows,8 columns) and 384 for WiMAX (16-rows,24-columns).

Fig 11 Waveform of deinterleaving for block size 48
Fig 12 Waveform of deinterleaving for block size 384

‘deint_din’ is the serial data from demapper block. ‘deint_nd’ remains high when deinterleaver is taking data from demapper block. ‘deint_rdy’ high informs that deinterleaved data is available on output data line ‘deint_dout’. Here deinterleaver is implemented of block size 48 for WiFi (8-rows, 6-columns) and 384 for WiMAX (24-rows, 16-columns).

3. CONCLUSIONS
This work derives the necessary results for the unified PHY layer implementation of 802.11a and 802.16a. Following are the key points to summarize the work done so far.

1) Understanding of PHY layers of 11a and 16a standards is achieved.
2) Implementation of unified scrambler in verilog HDL (Hardware Descriptive Language)
3) Implementation of interleaver in verilog HDL (Hardware Descriptive Language)
4) Implementation of deinterleaver in verilog HDL (Hardware Descriptive Language)

REFERENCES