A Review of Evolution comes in Non Volatile Semiconductor memories like SONOS with the role of high k-dielectric material

¹Khyati Kandpal, ²Praneeta Malkani, ³Renu Nainwal, ^{*}Shivani Saxena ^{1,2,3} M.Tech. VLSI Design, Banasthali Vidyapith, Rajasthan

*Department of Electronics, Banasthali Vidyapith

Abstract: - SONOS type memories have many advantages of lower operating voltages, excellent endurance and compatibility with standard metal oxide semiconductor (CMOS) technology. However, data retention and operating speed are limitations in such kind of memories. This paper reviews the evolution comes in the basic architecture of non-volatile memory devices like MNOS,SNOS and SONOS with the purpose of using high k-dielectric material in each layer like tunneling layer, charge-trapping layer and blocking layer. Additionally, here we discuss different dielectric materials (HfO₂ or Al_2O_3/oxy -nitride gate dielectrics) and their properties like bias-temperature instabilities, radiation response and annealing characteristics used in such kind of non-volatile semiconductor memories. This will help to understand the contributions of oxide, interface and border-trap charges in charge buildup. This literature survey can provide insight into the fundamental charge trapping properties of high-k dielectrics and help to predict the long-term radiation response and reliability of these devices.

Key Terms: - Al₂O₃, HfO₂, High-k, MNOS, SNOS, SONOS.

I. INTRODUCTION

Localized charge-trapping devices based on polysilicon-oxide-nitride-oxide-silicon (SONOS) structures are appealing for non-volatile memories beyond the floating gate technology, due to their integration with standard CMOS technology, low-voltage programming, immunity to irregular charge loss and capability of 2-bit/transistor storage. In addition, SONOS technology-based memories with the NAND-type flash memory array have been proposed as a candidate for replacing the commercial mass data storage disk. Whereas the generation of interface traps during hot carrier injection bias temperature instability is a significant concern of the CMOS reliability. This paper reviews the microstructures of high-k dielectrics used as tunneling layers, charge trapping layers and blocking layers in SONOS-type memories, and their impacts on the memory behaviours. The advancement of the memory characteristics by using multilayered structures (multilayered tunneling layer or multilayered charge trapping layer) are also discussed. Finally, this evaluation concludes our perspectives towards the future researches on the high-k dielectrics applicable to SONOS-type non-volatile. The storage of charges in the gate insulator of MOSFET is realized in two ways resulting in subdivision of Nonvolatile semiconductor memory devices into two main types. One is floating gate device in which the charge is stored on a conducting or semiconducting layer surrounded completely by a dielectric, usually thermal oxide. Since this layer acts as completely isolated gate therefore this type of device is referred to as floating gate device. Other is charge-trapping devices in which the charge is stored in discrete trap centers of an suitable dielectric layer [1]. MNOS device (Metal-Nitride-Oxide-Semiconductor) is most successful structure in this category, in which the insulator consists of silicon nitride layer on top of very thin silicon oxide layer. The device state can be read by applying an appropriate "sensing" voltage to the control gate.

II. MNOS

The metal-nitride-oxide-silicon (MNOS) devices were invented in 1967 [2] and were first electrically alterable semiconductor (EAROM). This charge trapping device became another potential candidate of NVM due to its storage capability of charges in discrete traps in the nitride layer. Electrons or holes are injected from the channel region into the nitride by quantum mechanical tunneling through ultra-thin oxide (UTO, typically 1.5 to 3 nm). Charges are stored in deep level traps in Si₃N₄.Nitride layer is used to increase the density and probability of capturing electrons and holes. These trapped charges cause a significant shift in the threshold voltage of the transistor, Q_T the trapped charge in the nitride layer. In programming process, a large positive bias is applied to the gate [3]. Current conduction is due to electrons that are emitted from the substrate to the gate by the tunneling.



Fig 1: Schematic of MNOS

During erase operation, negative bias is applied to the gate and current conduction is due to tunneling of holes from substrate which neutralize the trapped electrons. The advantages of the MNOS transistor include reasonable speed for programming and erasing, making it a suitable candidate for NVM. Limitations of MNOS are large programming and erasing voltages, data retention and erase/write endurance. These limitations result in narrow threshold voltage window after many cycles of programming and erasing. Therefore MNOS devices are used only in specific applications (such as military). Radiation hardness of MNOS is higher than that of the flash memory.

III. SNOS

The SNOS consists of a silicon nitride layer (20-40 nm) on top of the ultra thin oxide on silicon. The programming of the SNOS is performed as: during the write operation, a high (positive) sub-voltage is applied to the gate with the well grounded. Electrons tunnel from the silicon conduction band into the nitride conduction band through Fowler-Nordheim tunneling process and they are trapped in the nitride trap centre, that leads to positive threshold voltage shift [4,5]. During erase operation the gate is grounded and high positive voltage is applied to well. Holes tunnel directly from silicon valance band into nitride valance band, that leads to negative threshold voltage.



Fig 2: Schematic of SNOS

For proper operation the select transistor is required and gate is grounded in off-state. During read operation we addressed the cell through the select transistor and then we sense the state of the SNOS transistor. Due to back tunneling the charge content within the nitride will be modified through the ultra thin oxide. Memory window is limited by the hole injection from the gate limit, a problem that becomes more austere for thinner nitride layers as charge stored in it is widely distributed. To contend this problem, silicon oxy-nitride layer instead of a pure silicon nitride layer is used but this requires increased programming voltages because of their higher energy barriers. The irradiation causes charge trapped in the nitride to be emitted from the traps and therefore a rapid decay in the threshold voltage. That's why SONOS devices came into existence.

IV. SONOS

By the late 1980s and early 1990s PMOS SONOS structures were demonstrating program/erase voltages in the range of 5-12 volts The device is similar to SNOS transistor except that it has an additional blocking oxide layer placed between the gate and nitride layer, forming ONO (Oxide-nitride-oxide) stack. Usually thickness of this top oxide layer is similar to the bottom oxide layer. The blocking oxide layer prevent injection of electron from the metal to the nitride layer during erase operation. Lower programming voltage as well as better charge retention is achieved by using thinner nitride layer. The reduction of the programming voltages and the absence of thick oxide in scaled SONOS devices have improved their radiation hardness. The operating speed and date retention characteristics are still the bottlenecks to limit the applications of SONOS-type memories.



Fig 3: SONOS (Silicon-Oxide-Nitride-Oxide)[6]

Recently, various advances have been done to make a trade-off between the operating speed and the date retention characteristics. Diligence of high-k dielectrics to SONOS-type memories is a prevalent route.



Fig 4: Evolution of SONOS nonvolatile memory device

SONOS Vs general flash memory

1. In general flash memory, charges are stored in the floating gate, whereas in the SONOS, nitride layer is used for charge storage in terms of structure.

2. In general flash memory, floating gate is formed using polysilicon, and any single defect will lead to the discharge of stored memory due to conductive properties of polysilicon gate. Whereas in the SONOS, nitride layer is used instead of polysilicon. Hence, SONOS is less sensitive to polysilicon defect and has improved endurance.

3. In the flash memory, tunnel oxide having a thickness of about 70 Å is formed under the floating gate that limits the low voltage implementation and high speed. Whereas in SONOS the implementation of low-voltage and high speed operation is possible due to the formation of direct tunnel oxide under the nitride.

4. Due to the difference in charge storage mechanism SONOS offers radiation hardness improvements over floating gate EEPROM technology. In SONOS technology charge is stored in the trap centers present in nitride dielectric, and discharge of total charge is not easy. In floating gate memories, charge is stored in conducting floating gates that is separated from the silicon substrate by thin (<100 Å) tunnel oxides leading to rapid charge loss. Heavy ion can discharge floating gate devices. Both these effect limit the radiation hardness of floating gate devices which is not found with SONOS devices.

5. Scaling of floating gate is limited in the lateral (gate-to-gate) direction also. An electric field is there due to the electrons stored on the polysilicon gate. As the geometry contracts, this electric field becomes stronger and may programs or erases adjacent cells unintentionally That limits channel length scaling to 45nm.In SONOS,

the charges do not interfere with adjacent cells as they are electrically trapped in the nitride layer. Hence the scaling limit of SONOS device is not as serious as in Flash memory.

6. SONOS is also advantageous over floating gate, in terms of process complexity and manufacturing steps. Floating gate comprises of two polysilicon gates, two oxide layers (tunnel oxide and thick oxide for the high-voltage pump circuits) and up-to 10 masking steps. As a result cycle time and manufacturing costs increases. SONOS has only one poly gate, one (un-patterned) nitride, one oxide (pump voltages are lower) and three masking steps [7].

V. NEED OF HIGH-K DIELECTRIC

As the thickness of SiO₂ gate dielectrics approaches to 2-3 nm, high leakage current becomes as serious obstacles to future device reliability [8]. In order to overcome these problems, higher permittivity (k) materials, which allows an equivalent capacitance to be achieved using a physically thicker insulating layer, can replace the conventional SiO₂ gate dielectric to realize further scaling down. The program/erase speed can be enhanced by scaling the tunneling layer thickness. However, the date retention capability becomes worse simultaneously due to the reduction of tunneling layer thickness. To solve this issue, the high-k dielectrics have been investigated. Different dielectric materials as $HfO_2(25)$, $Al_2O_3(9)$, La_2O_3 (30), ZrO_2 (25), $Ta_2O_5(26)$, $Y_2O_3(15)$ and combination of these materials as $((HfO_2)_x(Al_2O_3)_{1-x})$, $(HfO_2-Al_2O_3-HfO_2)$ are used depending on application.

Functional Domain	Purpose	Choice of High-k Material
Tunneling Layer	Tunnels the charge carriers into charge-trapping layer	HfO ₂ ,Ta ₂ O ₅
Charge Trapping Layer	Contains charge trap centers able to hold an electrostatic charge.	$HfO_{2,}Al_2O_3$, La_2O_3 , ZrO_2
Blocking layer	Prevents tunneling of charge carriers into gate.	$Al_2O_{3,}((HfO_2)_{x,}(Al_2O_3)_{1-x})$

Table 1: Function of Layers with choices of materials

Table 2:	Properties	of high-k	dielectric	materials:
1 4010 -1		or		

Properties	HfO ₂	Al ₂ O ₃
Annealing Effect	1. O_2 annealing results in improvement	RTA annealing at 1150 °C results in
	of interfacial quality. [9]	best insulating property for thin film.
	2. N_2 annealing results in improved	[10]
	electrical properties. [9]	
Radiation	No measurable effect.[11]	No significant response due to bias-
Response		induced electron trapping and radiation-
		induced hole trapping. [12]
Bias Temperature	Significant BTI effect due to a large	BTI reliability is achieved by using as
Instability	number of charge trap centers. [13]	capping layer. [14]

VI. CONCLUSION

Issues with the conventional floating gate-type nonvolatile semiconductor memories, are reliability, lowpower, low-voltage performance with the further scaling of device size. Therefore need arises to replace the conventional floating gate nonvolatile semiconductors memory with charge-trapping devices like SNOS, MNOS and SONOS-type memory device have been investigated widely in the past several years. However, the operating speed and date retention characteristics are bottle necks for SONOS-type memory devices. Utilizing high-k dielectrics as the charge trapping layer, tunneling layer and blocking layer in these devices is a predominant approach to realize a trade-off between the operating speed and the date retention time. Properties like annealing, bias temperature instability and radiation response of high-k dielectric material like HfO₂ and Al₂O₃ affects performance of NVM.

REFERENCES

- [1] D. Khang and S.M. Sze, "A floating gate and its application to memory devices," Bell Sys.Tech.j.,vol. 46,p .1288,1967.
- [2] H.A.R. Wegener, A.J. Lincoln, H.C. Pao, M.R. O. Connel and R.E. Oleksia, "The variable threshold transistor, a new electrically alterable, non-destructive read-only storage device," IEDM Tech. Dig., Washington, D.C., 1967.
- [3] J.R. Cricchi, F.C. Blaha, and M.D. Fitzpatrick, "The drain-source protected MNOS memory device and memory endurance," IEEE IEDM Tech.Dig.,p.126, 1973.
- [4] Y. Yatsuda, T. Hagiwara, S. Minami, R. Kondo, K. Uchida, and K. Uchiumi, "Scaling down MNOS nonvolatile memory devices," Jap.J.Appl.Phys. vol.21,S21-1, p.85, 1982.
- [5] T. Hagiwara, Y. Yatsuda, S. Minami, S. Naketani, K. Ushida, and T. Yasui, "A 5V only 64k MNOS memory device for highly integrated byte erasable 5V only EEPROMs," IEEE IEDM Tech. Dig., p.733, 1982.
- [6] Chen P.C.Y. (1977) IEEE Tr. O E.D., ED 24, 584.
- [7] Minami et al. "A novel MONOS nonvolatile memory enduring 10-year data retention after 10 7 Erase/Write cycles," IEEE Trans. Elec. Dev. 10(11), pp.2011, 1993.
- [8] G. D. Wilk, R. M. Wallace, J. M. Anthony, J. Appl. Phys. 89, 5243 (2001) [DOI: 10.1063/1.1361065].
- [9] S. V. Jagadeesh Chandra, Myung-Il Jeong, Yun-Chang Park, Jong-Won Yoon and Chel-Jong Choi," Effect of Annealing Ambient on Structural and Electrical Properties of Ge Metal-Oxide Semiconductor Capacitors with Pt Gate Electrode and HfO₂ Gate Dielectric," Materials Transactions, Vol. 52, No. 1 (2011) pp. 118 to 123.
- [10] L Zhang, H C Jiang, C Liu, JW Dongand P Chow," Annealing of Al₂O₃ thin films prepared by atomic layer deposition," JOURNAL OF PHYSICS D: APPLIED PHYSICS, J. Phys. D: Appl. Phys. 40 (2007) 3707–3713.
- [11] A.Y. Kang, P.M. Lenahan, and J.F. Conley, Jr. "The radiation response of the high dielectric constant hafnium oxide/silicon system," IEEE Trans. Nucl. Sci., 49:2636–2642, 2002.
- [12] L. Sambuco Salomone, A. Kasulin, J. Lipovetzky, S.H. Carbonetto, M.A. GarcíaInza, E.G. Redin, F. Berbeglia, F. Campabadal, and A. Faigón, "Radiation Response of Al₂O₃-based MOS Capacitors Under Different Bias Conditions," 2013 Argentine School of Micro-Nanoelectronics, Technology and Applications.pp.22-26.
- [13] Katsunori Onishi, Rino Choi, Chang Seok Kang, Hag-Ju Cho, Young Hee Kim, Renee E. Nieh, Jeong Han, Siddharth A. Krishnan, Mohammad Shahariar Akbar, and Jack C. Lee, "Bias-Temperature Instabilities of Polysilicon Gate HfO₂ MOSFETs," IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 6, JUNE 2003, pp. 1517-1524.
- [14] M. Aoulaiche, B. Kaczer, M. Cho, M. Houssa, R. Degraeve, T. Kauerauf, A. Akheyar, T. Schram, Ph. Roussel, H.E. Maes, T. Hoffmann, S. Biesemans and G. Groeseneken, "Positive and Negative Bias Temperature Instability in La₂O₃ and Al₂O₃ capped high-k MOSFETs," IEEE CFP09RPS-CDR 47th Annual International Reliability Physics Symposium, Montreal, (2009) pp.1014-1018.