Dual Redundancy Can-Bus Controller Design

Gujjula Swathi, B.Glory Grace Nissy

M.Tech scholar at Prasad engineering college, Telangana, India Assistant Professor, Dept. of ECE, Prasad Engineering Shameerpet, jangaon,warangal district, College, Jangaon, India.

Abstract: - At present, the technique of dual redundancy CAN-bus is mainly implemented by software, so that it has the disadvantages of low reliability and bad real-time performance. Built on the error handling rule in CAN specification version 2.0, a hardware redundancy management unit is creatively put forward in this paper. Based on FPGA, a kind of customized Dual Redundancy CAN-bus Controller (DRCC) is designed. By downloading the IP Core into a XILINX's SPARTAN-3 chip to test, it has been verified that the design could completely meet the requirement for high real-time performance and reliability, with a bright prospect for the future.

Keywords: - Dual Redundancy CAN-bus; Verilog; FPGA; IP Core

I. INTRODUCTION

With the development of EDA (Electronic Design Automation), digital system designed by FPGA is widely used in all kinds of fields [1] such as communication, aerospace, medical treatments and industrial control system [7]. CAN (Controller Area Network) has become one of the most popular data bus [2] with characteristics such as anti-interference capability, much lower cost and easy maintenance. There are a great number of CAN chips in market for example PHILIPS' SJA1000 [3]. No matter how perfect the single-channel CAN bus network is, while something happens to the single-channel bus network such as short circuit or open circuit, the whole network won't work. To solve this problem, some concepts of redundancy were put forward in the past. To sum up, there are three kinds of means of redundancy data bus [4, 6, 8, 9, 10]. The first is redundancy of bus driver, which employs one CPU, one CAN controller and two bus drivers. The second is redundancy of bus controller, which employs one CPU, two CAN controllers and two bus drivers. The last is redundancy of software system, which employs two CPUs, two CAN controllers and two bus drivers. But those redundancy means is done by software running in the CPU which has the disadvantages of low reliability and bad real-time performance [14, 17, 18]. So the best redundancy means is that redundancy management is done by hardware logic circuit. But a CAN controller chip is usually a whole component whose function cannot be modified. Thus, a Dual Redundancy CAN-bus Controller (DRCC) based on FPGA chip, a programmable logic component, is put forward in this paper.

II. DUAL REDUNDANCY CAN-BUS (DRC) NETWORK ARCHITECTURE

The DRC Network architecture is shown in Fig.1. Compared with physical layer of a single-bus CAN network, physical layer of the DRC Network is added an additional channel. In single-bus CAN network, if its only channel is severely interfered or open, the Network will be corrupted. But the DRC Network's physical layer has two completely independent channels, which are Channel 1 and Channel 2 respectively. If the redundancy management fails to transmit message from one channel, it will transmit the message automatically from the other channel.

III. DUAL REDUNDANCY CAN-BUS CONTROLLER DESIGN

A. DRCC Structure

The block diagram of DRCC is shown in Fig.2. DRCC is composed of two Bit Stream Processor Blocks (BSPB), one Redundancy Management Block (RMB) and two RAM Blocks. The BSPB includes one state-machine and one Bit Timing Logic Block (BTLB).

The function of several blocks RIDRCC can be described as follows:

BTLB [12] monitors the serial CAN-bus line, manages the bus line-related bit timing, does hard synchronization and re- synchronization, compensates for the propagation delay times and controls the sample point and the number of samples to be taken within a bit time.

BSPB takes charge of Date Link Layer protocol and manages CAN Message such as recognizing and handling standard frame and extended frame, managing FIFO and filtering Message etc.



Fig. 2. Dual Redundancy CAN-bus Controller Block Diagram



Fig. 3. State transition diagram

RMB manages transmission of CAN Messages while DRCC runs in redundancy mode, and it doesn't work while DRCC runs in normal mode. The block consists of include some "glue" logic and three state-machines which a main state- machine and two auxiliary state-machines. The main state- machine manages channels switch, latches bits of the time counter when finishing sending message or switching channels and the two auxiliary state-machines monitor whether a channel is valid and report its state to the main state-machine.

Two RAMs are used to buffer messages waiting for being transmitted, to buffer received messages and to register all kinds of states which DRCC runs.

B. Redundancy management state-machine

The RMB includes three state-machines, a main state- machine and two auxiliary state-machines. The state transition diagram of main state-machine is shown in Fig.3 and its each state is described in Table 1.

STATE	FUNCTION	DESCRIPTION
idle1	reset state	If system has some messages to send, first write the messages to buffer, and then set the chan 1 tx request. When
	idle1 state	the main state-machine monitors this change, starts transmitting process and changes to wait1 state.
wait1	wait1 state	If Channel1 isn't ready for transmitting message, the state-machine will still wait. Otherwise, change to ch1 state.
ch1	channel 1	If Channel 1 transmits a message successfully, the state-machine returns to idle1 state and will be ready for
	send state	transmitting next message from the Channell. Otherwise, the state-machine changes to abort1 state in order to
		abort the message which wasn't transmitted successfully from Channel 1.
abort1	channel 1	The state-machine sets chan 1 abort send signal of Channel 1, and then changes to wait2 state.
	abort state	
wait2	wait2 state	If abort the corrupted message from Channel 1 successfully, the state-machine changes to idle2 state in order to
		transmit the same message from Channel 2. Otherwise, will still wait.
idle2	idle2 state	If The past state is wait2 state, the state-machine is directly into wait3 state. Or else, the state-machine needs to
		wait for chan_2_tx_request signal which is the request signal of Channel 2.
wait3	wait3 state	If Channel 2 isn't ready for sending message, the state-machine will still wait. Otherwise, changes to ch2 state.
ch2	channel 2	If Channel 2 transmits successfully, the state-machine returns to idle2 state and will be ready for next message
	send state	from the Channel2. Otherwise, the state-machine changes to abort2 state in order to abort the corrupted message
		from Channel 2.
abort2	abort state	The state-machine sets chan 2 abort send signal of Channel 2, and then changes to wait4 state.
wait4	wait state	If abort the message from Channel 2 successfully and if Channel1 recovers from faults, the state-machine changes
		to idle1 state. Otherwise, changes to idle2 state and latches failure states.

IV. DRCC SIMULATION TEST

Among these tests, the DRCC IP core [13] is used as a component as if it was a chip in a Printed Circuit Board (PCB). Block diagram of the test system is shown in Fig.4. Task of the test program includes computing the expected timing of DRCC interface, writing read/write function and writing test bench [15, 16].



A. Transmission error count and transmission process

Simulation results of the relationship between transmission error count and transmission process are shown in Fig.5.

As shown in Fig.5, while transmitting signal is HIGH, a message is in the process of transmission. The signal bus of tx_err_cnt[7:0] is a indicator of transmission error counter, which will increase by 8 per transmission failure. While transmission error counter is more than 80Hex, the transmitting message of Channel1 is aborted.

B. Transmission error count and error passive activation

The results of simulation of a relationship between transmission error count and error passive activation is shown in Fig.6.

While transmission error counter (chan_a_bsp_tx_err_cnt[8:0]) is greater than 80Hex, the signal of ERROR PASSIVE (chan_a_bsp_node_error_passive) is activated. In redundancy mode, the state-machine will start the process of switching channel.

C. Switching channels

The results of simulation of switching channels are shown in Fig.7.

1) Step 1:

When chan_a_transmission_req is sampled HIGH during a clock cycle, the state-machine starts transmission of a message from Channel 1. Due to acknowledgement error, the message fails to be transmitted from Channel 1 and this leads to increase transmission error counter (chan_a_bsp_tx_err_cnt). According to the rule in CAN specification version 2.0, the corrupted message is automatically retransmitting as soon as the bus is idle again [5]. This means that the corrupted message is repeatedly transmitted until success or ERROR PASSIVE activation. As a consequence, transmission error counter continues to increase.

2) Step 2:

When transmission error counter is greater than 80Hex, the signal of ERROR PASSIVE (chan_a_bsp_node_error_passive) is activated. This indicates that Channel 1 is severely corrupted.

3) Step 3:

In this phase, switching channel and request for transmitting the message from Channel 2 are done. When the state-machine sets tx_channel to HIGH, current channel has been connected to Channel 2. When the state-machine sets chan_b_transmission_req to HIGH, it requests to transmit the message from Channel 2.

Name	Value	0 ms	5 ms	10 ms	15 ms	20 ms	25 ms
la chan_a_transmission_req	0						
lassication la sample_point	1						
1 transmitting	0						
la set_reset_mode	0						
lanode_bus_off	0						
la error_status	1						
mi rx_err_cnt[7:0]	00				0		
tx_err_cnt[7:0]	80	00 08 10	18 20 28 30	38 40 48	50 58 60 68	70 78	80
la transmit_status	0						
la receive_status	0						
la tx_successful	0						
laneed_to_tx	0						
la overrun	0						
1 info_empty	1						
last_bus_error_irq	0	1					
la set_arbitration_lost_irq	0						
arbitration_lost_capture[4:0]	00				o		

He chan a, bsp_error_gapture, code deg	Name	Value	0 ===	5 ms	10 ms	15 ms	20 ms	25 ms
Image: chan_a_bsp_we_rx_err_ent 0 Image: chan_a_bsp_we_rx_err_ent 0 Image: chan_a_bsp_transmitting 0 Image: chan_a_bsp_transmitting <td< th=""><th>michan_a_bsp_error_capture_code</th><th>d9</th><th>00</th><th></th><th></th><th>d9</th><th></th><th></th></td<>	michan_a_bsp_error_capture_code	d9	00			d9		
Image: chan_a_bsp_we_tterr_ent 0 Image: chan_a_bsp_extended_mode 1 Image: chan_a_bsp_not_first_bit_of_inte 0 Image: chan_a_bsp_rxt_err_ent[8:0] 0 Image: chan_a_bsp_r	dchan_a_bsp_error_warning_limit	60			(io .		
Image: chan_a_bsp_extended_mode 1 Image: chan_a_bsp_itransmitting 0 Image: chan_a_bsp_itransmit_status 0 Image: chan_a_bsp_itreer_cnt[8:0] 0	la chan_a_bsp_we_rx_err_cnt	0						
Image: chan_a_bsp_transmitting 0	1 chan_a_bsp_we_tx_err_cnt	0						
Image: chan_a_bsp_ned_first_bit_of_inte 0 Image: chan_a_bsp_ned_bus_off 0 Image: chan_a_bsp_ned_bus_off 0 Image: chan_a_bsp_rx_err_cnt[8:0] 0 Image: chan_a_bsp_rxeer_cnt[8:0] 0 <t< th=""><th>1 chan_a_bsp_extended_mode</th><th>1</th><th></th><th></th><th></th><th></th><th></th><th></th></t<>	1 chan_a_bsp_extended_mode	1						
Image: chan_a_bsp_node_bus_off 0 Image: chan_a_bsp_node_bus_off 0 Image: chan_a_bsp_node_bus_off 0 Image: chan_a_bsp_recreation of the status 0 Image: chan_a_bsp_recrecreation of the status 0	1 chan_a_bsp_transmitting	0						
Image: chan_a_bsp_ncode_bus_off 0 Image: chan_a_bsp_recreations 1 Image: chan_a_bsp_terr_cnt[80] 000 Image: chan_a_bsp_terr_cnt[80] 1 Image: chan_a_bsp_terr_cnt[80] 0 Image: chan_a_bsp_terr_snt[80] 0 Image: chan_a_bsp_terr_cnt[80] 0 Image: chan_a_bsp_terr_snt[80]	1 chan_a_bsp_not_first_bit_of_inte	0						
Image: chan_a_bsp_recore_status 1 Image: chan_a_bsp_tx_err_cnt[8:0] 000 Image: chan_a_bsp_treesive_status 0 Image: chan_a_bsp_tx_successful 0 <	la chan_a_bsp_set_reset_mode	0						
Chan_a_bsp_rx_err_cnt[8:0] Image: chan_a_bsp_rx_err_cnt[8:0] 000 Image: chan_a_bsp_tx_err_cnt[8:0] 000	1 chan_a_bsp_node_bus_off	0						
Image: Chan_a_bsp_tx_err_cnt[8:0] 080	1 chan_a_bsp_error_status	1						
1 1 1 0 0 0 0	chan_a_bsp_rx_err_cnt[8:0]	000	C		0	00		
Image: chan_a_bsp_transmit_status 0	chan_a_bsp_tx_err_cnt[8:0]	080	000 008 010	018 020 028 030	X 038 X 040 X 048 X 0	50 058 060 068	070 078	080
Image: chan_a_bsp_receive_status 0 Image: chan_a_bsp_receive_status 0 Image: chan_a_bsp_need_to_tx 0 Fig. 6. Counter and error passive	B chan a bsp_nocle_error_passive	1						
Image: chan_a_bsp_tx_successful 0 Image: chan_a_bsp_need_to_tx 0 Fig. 6. Counter and error passive	1 chan_a_bsp_transmit_status	0						
Image: chan_a_bsp_tx_successful 0 Image: chan_a_bsp_need_to_tx 0 Fig. 6. Counter and error passive	Chan a bsp receive status	0						
Image: chan_a_bsp_need_to_tx o Fig. 6. Counter and error passive		0						
Fig. 6. Counter and error passive		0						
	-							
	Fig. 6. Counter and error passive							
Name Value 0 ms 5 ms 10 ms 15 ms 20 ms 25 ms	Name	Value			10 ms	15 ms	20 ms	25 ===

Fig. 5. Counter and process

Name	Value	0 ===	5 ms	10 ms	15 ms	20 ms	25 ms
chan_b_bsp_tx_data_8[7:0]	aa	XX			88.		
data_9[7:0]	aa	**			88		
chan_b_bsp_tx_data_10[7:0]	aa	XX)			88	_	
data_11[7:0]	aa	XX (aa	2	
chan_b_bsp_tx_data_12[7:0]	aa	XX (88		
la chan_a_bsp_node_error_passive	1						
display="block-color: block-color: block-	080	000 008 010	018 020 028 03-0	038 040 048 0	50 058 060 068	070 078 4	080
tx_channel	1						
transmission_ack	0						
la chan_a_transmission_req	0						
in chan_b_transmission_req	0	0					
l tx_sucess	0	1				\vee (:)	
tx_ok_channel[1:0]	0	<u> </u>		0		3 🖌	0
1 tx_failure	0					- 5	
tx_failure_channel[1:0]	а	K		0		X i X	3
la tx_going_on	0						
state[3:0]	0	0		2		X * X	0

Fig. 7. Switching channels



Fig. 8. channel switching time

4) Step 3:

In this phase, switching channel and request for transmitting the message from Channel 2 are done. When the state-machine sets tx_channel to HIGH, current channel has been connected to Channel 2. When the state-machine sets chan_b_transmission_req to HIGH, it requests to transmit the message from Channel 2.

5) Step 4:

signal of transmission_ack. When the message is successfully transmitted, the state-machine sets the signal to a clock period.

6) Step 5:

signal of tx_sucess. When the message is successfully transmitted, the state-machine sets the signal to a clock period.

D. Channel switching time

As shown in Fig.8, during 25ms or so, Channel 1 (node1_tx1_i) transmitted repeatedly a message but did not success. This leaded to ERROR PASSIVE activation and then the same message is switched to Channel 2 to transmit. Channel 2 (node1_tx2_i) completes successfully transmission only once. So, Channel switching time needs 25ms or so under the acknowledge error circumstance.

V. CONCLUSIONS

The DRCC IP Core, which is written by synthesizable, behavioral Verilog language, can be used as a component in a project and it must have had a bright prospect for the future. By downloading the IP Core into a XILINX's SPARTAN-3 chip [11] to test, the design of Dual Redundancy CAN-bus Controller Based on FPGA is successful. It guarantees reliability and real-time performance and compensates for the disadvantage of software redundancy.

VI. ACKNOWLEDGMENT

We would like to give thanks to Professor Min Zijian for his help in the test and analysis of the IP Core.

REFERENCES

- Ma Xiaojun, Tong Jiarong, "Design and Implementation of A New FPGA Architecture," ASIC, 20 03. Proceedings. 5th International Conference, Vol.2, pp.816-819, October 2003.
- [2] Yu Zhu, Can and FPGA Communication Engineering: Implementation of a Can Bus Based Measurement System on an Fpga Development Kit, Diplomica Verlag, 2010.
- [3] Philips Semiconductors. SJA1000 Standalone CAN controller. January 2000.
- [4] Qing Jia, DeviceNet media redundancy毕iCC 2005.
- [5] Robert Bosch GmbH, CAN Specification Version 2.0, September 1991.
- [6] Jos'e Rufino, Dual-Media Redundancy Mechanisms for CAN, Technical Report, January 1997.
- [7] CiA CAN in Automation. CAN Physical Layer for Industrial Applications CiA/DS102-1, April 1994.

- [8] C. Mateus, Design and implementation of a non-stop Ethernet with a redundant Project Final Report, Instituto Superior T'ecnico, Lisboa, Portugal, September 1993. (in portuguese).
- [9] Han Ju, Ke Jing, Jin Jiang, A kind of CAN bus redundancy method, Electronics Process Technology(China), Vol.19, No.4, 1999.
- [10] Yu ChunLai, Xu HuaLong, Liu GengWang, Hou XiaoLing, Research of the Redundant Methods of CAN , Measurement & Control Technology(China), Vol.22, No.10, 2003.
- [11] Xilinx Inc, Spartan-3 FPGA Family: Complete Data Sheet, May 2007. [12] I. Mohor, CAN Core, www.opencores.org.
- [12] Jane Smith, Verilog Coding Guidelines, Cisco Systems, Inc.
- [13] M.A. Livani, J. Kaiser, and W.J. Jia, Scheduling hard and soft realtime communication in CAN, In Proc. of the 23rd.Workshop on Real-Time Programming, Shantou, China, June 1998. IFAC/IFIP.
- [14] Lattice Semiconductor Corporation, A Verilog HDL Test Bench Primer: Application Note.
- [15] Abhishek Shetty, Hamid Mahmoodi, System Verilog Testbench Tutorial, Nano-Electronics & Computing Research Center School of Engineering San Francisco State University S an Francisco, C'A Fall 2011.
- [16] S. Punnekkat, H. Hansson, and C. Norstrom, "Response time analysis under errors for CAN", Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 258-265, Washington, USA, May 2000.
- [17] Robert I. Davis, Alan Burns, Controller Area Network (CAN) Schedulability Analysis.