May - 2014 (Volume-4 ~ Issue-5 ~ Part-1)

Paper Type

::

Research Paper

Title

::

Design, Fabrication and Performance Evaluation of a Hardness Testing Machine

Country

::

Nigeria.

Authors

::

Awotunde W.O ||, Olatunde O. B ||, Ponle E. A, ||, Fatukasi S. O

Page No.

::

01-06

::
10.9790/3021-04510106
aned
::
0.4/3021-04510106 aned
iosrjen   3021-0405-0106 iosrjen

Hardness is one of the most important properties of engineering materials. It provides indication for material selection and also quality assurance tests for wear resistance. A Hardness Testing Machine was Designed, Fabricated and Tested. Four samples used for the machine evaluation were, mild steel, brass, Aluminum and copper. Standard Test procedure for Brinell Hardness Test was followed in testing for the fabricated Hardness Testing machine. Eight varying loads were applied at intervals of 30secs. The results recorded were represented graphically; results show that mild steel is the hardest of the samples followed by brass, Aluminum and copper in order of decreasing Hardness.

 

Keywords: - Hardness, Samples, Brinell Test, Machine

[1] Hamah K Al Khalid, Ayman M. Alaskari and Samy E. Oraby (2011). Hardness Variation as Affected by Bar diameter of AISI 4140 Steel. World Academy of Science, Engineering and Technology. Vol. 51, Pp. 231-237
[2] Malzbender J(2003). Comment on Hardness Definition. Journal of the European Ceramic Society. Vol.23 , Pp. 1355-1359
[3] Mujad. M, Qureshi and Alli. M, (1999). Development of Microstructure during Heat Treatment of High Carbon Cromo Steel. Materials Science and Technology. Vol. 15, Pp. 391-396
[4] Samuel. J(2009). Introduction to Materials Science Course Manual. Madison Wisconsin University of Winconsin-Madison
[5] Tapany U., (2007). Hardness Test. Suranaree University of Technology. Chapter 9. Pp 1-25

 

Paper Type

::

Research Paper

Title

::

Vibration Analysis Of Beam Subjected To Moving Loads Using Finite Element Method

Country

::

India

Authors

::

Arshad Mehmood ||, Ahmad Ali Khan ||, Husain Mehdi

Page No.

::

07-17

::
10.9790/3021-04510717
aned
::
0.4/3021-04510717 aned
iosrjen   3021-0405-0117 iosrjen

It was purposed to understand the dynamic response of beam which are subjected to moving point loads. The finite element method and numerical time integration method (Newmark method) are employed in the vibration analysis. The effect of the speed of the moving load on the dynamic magnification factor which is defined as the ratio of the maximum dynamic displacement at the corresponding node in the time history to the static displacement when the load is at the mid – point of the structure is investigated. The effect of the spring stiffness attached to the frame at the conjunction points of beam and columns are also evaluated. Computer codes written in Matlab are developed to calculate the dynamic responses. Dynamic responses of the engineering structures and critical load velocities can be found with high accuracy by using the finite element method

 

Keywords: - Beam, Finite Element methods, Numerical tine Integration method ,Dynamic magnification factors, Stiffnes, Shape Function. Critical load Velocity

[1] Bilello, C. & Bergman, L.A. (2004) Vibration of damaged beams under a moving mass: theory and experimental validation. Journal of Sound and Vibration, 274, 567-582.
[2] Biggs J. M. (1982) Introduction to Structural Dynamics McGraw-Hill, New York Chen, Y.H., Huang, Y.H. & Shih, C.T. (2001) Response of an infinite Timoshenko beam on a viscoelastic foundation to a harmonic moving load. Journal of Sound and Vibration 241(5) 809-824.
[3] Chopra, Anil K. (1995) Dynamics of Structures, Prentice Hall, New Jersey. Clough R.W., Penzien, J. (1993) Dynamics of Structures. New York: McGraw-Hill.
[4] Hanselman, Duane C. (2001) Mastering Matlab 6. Prentice Hall, Upper Saddle River, N.J.
[5] Hong, S.W. & Kim, J.W. (1999) Modal analyses of multi span Timoshenko beams connected or supported by resilient joints with damping. Journal of Sound and Vibration, 227(4), 787-806.

 

Paper Type

::

Review Paper

Title

::

A Closer look on Clustering Protocols in Wireless Sensor Networks

Country

::

India

Authors

::

Manpreet Kaur ||, Dr Vijay Kumar

Page No.

::

18-22

::
10.9790/3021-04511822
aned
::
0.4/3021-04511822 aned
iosrjen   3021-0405-0122 iosrjen

A wireless sensor network is basically a collection of nodes that are organized into a cooperative network. Each node consists of processing capability that contain multiple types of memory and have a transceiver, a power source and accommodate various sensors. These sensor nodes can sense, measure and collect information from the environment and, based on some local decision process, they can transmit the sensed data to the user. In our work we have studied the various cluster formation algorithms. In this study clustering of the nodes are considered with the approach of reducing energy consumption of nodes and a protocol is presented. Due to network clustering there is scalability potential in such a network. According to frequent change of cluster head nodes load distribution is performed in the cluster and eventually increase the network lifetime.

 

Keywords: - BS, CH, Clustering, Node, WSNs

[1] A. A. Abbasi and M. Younis, A survey on clustering algorithms for wireless sensor networks, Computer Communications, 30, 2823–2814, 2007.
[2] G. Gupta and M. Younis, Load-balanced clustering in wireless sensor networks, in Proceedings of the International Conference on Communication (ICC 2003), Anchorage, AK, May 2003.
[3] E. I. Oyman and C. Ersoy, Multiple sink network design problem in large scale wireless sensor networks, in Proceedings of the IEEE International Conference on Communications (ICC 2004), Paris, June 2004.
[4] W. R. Heinzelman, A.P. Chandrakasan, and H. Balakrishnan, Energy efficient communication protocol for wireless microsensor networks, in Proceedings of the 11th Hawaaian Interantional Conference on System Sciences, January 2000.
[5] W. B. Heinzelman,A.P.Chandrakasan, andH. Balakrishnan, An application specific protocol architecture for wireless microsensor networks, IEEE Transactions on Wireless Communications, 1(4), 110–120, 2002.

 

Paper Type

::

Research Paper

Title

::

Target Tracking Radar

Country

::

Sudan

Authors

::

Mahmoud Yahia Hussein ||, Abdelrasoul Jabar Alzubaidi

Page No.

::

23-28

::
10.9790/3021-04512328
aned
::
0.4/3021-04512328 aned
iosrjen   3021-0405-0128 iosrjen

Tracking radar systems are used to measure the target's relative position in range, azimuth angle, elevation angle, and velocity. Then, by using and keeping track of these measured parameters the radar can predict their future values. This paper proposes the measure a single target angle using sequential lobing technique. The information is used, in conjunction with Doppler, to centre the antenna beam to follow the target and maintain maximum power on the target. This is achieved in an angle tracking loop which measures the angle between the antenna bore sight and the line of sight to the target and attempts to correct for any differences. Azimuth and elevation angles are determined by measuring the difference between echo signals from two different positions.

 

Keywords: - Target tracking radar, antenna, sequential lobing ,angle tracking, pencil beam Azimuth angle, elevation angle

[1] Merrill I. Skolnik, Introduction to Radar Systems, 3rd Edition, pp. 210-238, Mc Graw-Hill, New York, NY, 2001.

[2] David K. Barton, Radar System Analysis, pp.83-89, 327-331, Artech House, Dedham, MA, 1979.

[3] Warren L. Stutzman and Gary A. Thiele, Antenna Theory and Design, 2nd Edition, pp. 80 , 88-136, Wiley, Indianapolis, IN, 1998.

[4] David C. Jenn, "Tracking Arrays", Naval Postgraduate School, California, 2006.

[5] Bassem R. Mahafza CHAPMAN & HALL/CRC Radar Systems Analysis and Design Using MATL

 

Paper Type

::

Research Paper

Title

::

Advanced Microcontroller Based Bio-Metric Authentication Voting Machine

Country

::

India

Authors

::

B.FarhathAnjum ||, M.Deepa ||, Mrs.C.N.Kalaivani

Page No.

::

29-40

::
10.9790/3021-04512940
aned
::
0.4/3021-04512940 aned
iosrjen   3021-0405-0140 iosrjen

Biometric voting has made the voting procedure simpler. It is a revolutionary method preferred to traditional EVM voting as it is risk defective. It is advantageous because it includes features such as voters can able to caste their votes globally, reduction of counting time , expenditure incurred on man power deployment and carrying of photo id cards for recognition. Stored finger prints are retained even in the event of complete power failure or battery drain. He/she grants permission to the voters to vote their selected candidates if the finger print are recognized. Each person can vote for one candidate only. Finally results are being displayed , when the polling officer enters the password.

 

Keywords: - Arduino microcontroller, ATmega328,FingerPrintmodule , Visual basics

[1] Diponkar Paul and Sobuj Kumar Ray, "A Preview on microcontroller based electronic voting machine" ,International Journal Of Information And Electronics Engineering , Vol.3, No.2, March 2013.
[2] Sanjay Kumar and Manpreeth Singh , "Design a secure electronics voting system using finger print technique " ,(IJCSI) International Journal Of Computer Science Issues , Vol.10, Issue 4, No.1, July 2013.
[3] Gomathi.B and VeenaPriyadarshini.S, "Modernised voting machine using finger print recognition " ,International Journal Of Scientific And Engineering Research , Vol.4, Issue 5, May 2013
[4] Alaguvel.R , Gnanavel.G and Jagadhambal.K , "Biometrics using Electronic Voting System With Embedded Security" , International Journal Of Advanced Research In Computer Engineering And Technology(IJARCET)Vol 2, Issues 3, March 2013
[5] Kumar, " Electronic voting machine- A review", IEEE International Conference on Pattern Recognition, Informatics and Medical Engineering (PRIME),2012.

 

Paper Type

::

Research Paper

Title

::

Study of Traffic Flow Characteristics for Heterogeneous Traffic

Country

::

India

Authors

::

S. Yamuna

Page No.

::

41-51

::
10.9790/3021-04514151
aned
::
0.4/3021-04514151 aned
iosrjen   3021-0405-0151 iosrjen
Knowledge of fundamental traffic flow characteristics and vehicle dynamic behavior are essential for operation of transportation system. The fundamental characteristics of speed and flow have been studied. Time-headway distribution of urban heterogeneous traffic was also studied. An appropriate methodology was adopted to collect and extract headway data. The methodology for choice of best fitting statistical distribution to the observed headway data has also been described. The result of the study has shown that, the headways of urban heterogeneous traffic can be modelled for vehicles over a wide range of traffic flow levels. Speed-flow curves for a selected road facility were plotted
[1] Al-Ghamdi, A. S (2001). "Analysis of time headways on urban roads: Case study from Riyadh," Journal of Transportation Engineering, ASCE, Vol. 127 ,pp. 289-294.
[2] Arasan, V. T. and R. Z. Koshy (2003). "Headway distribution of heterogeneous traffic on urban arterials," Journal of the Institution of Engineers (India), Vol. 84, pp. 210-214, 2003.
[3] Arasan, V. T. and S. S. Arkatkar (2011). "Microsimulation study of vehicular interactions in heterogeneous traffic flow on intercity roads," European Transport, Vol. 48, pp. 60-86.
[4] Chandra, S. and R. Kumar. (2001). " Headway modeling under mixed traffic on urban roads," Road Transport Research, Vol. 10, No.1, pp. 61–79.
[5] Cowan, R. J. (1975). "Useful headway models," Transportation Research, Vol. 9, No. 6, pp. 371-375

 

Paper Type

::

Review Paper

Title

::

Fine-Grain Power-Gated Logic for Asynchronous Circuit Using Partial Charge Reuse

Country

::

India

Authors

::

Preethibha C, ||, Vijayabhasker R

Page No.

::

52-60

::
10.9790/3021-04515260
aned
::
0.4/3021-04515260 aned
iosrjen   3021-0405-0160 iosrjen

This report introduces a novel low power logic family, called asynchronous fine grain power gated logic (AFPL).Each pipeline stage in the AFPL circuit is made up of efficient charge recovery logic (ECRL) gate, which carry out the logic part of the stage, and a handshake controller, which handles handshaking with the neighboring stages and provide power to ECRL gates.In the AFPL circuit, ECRL gates acquire power and become alive only when performing useful computations, and idle ECRL gates are not powered and thus have negligible power dissipation.The partial charge reuse (PCR) mechanism can be integrated in the AFPL circuit. With the PCR mechanism, part of the charge on the output nodes of an ECRL gate entering the discharge phase can be reused to charge the output nodes of another ECRL gate about to evaluate, reducing the energy dissipation required to complete the evaluation of an ECRL gate. Moreover, the AFPL-PCR adopts an enhanced C-element, called a Sutherland pull-up pull-down, in its handshake controllers such that an ECRL gate in the AFPL-PCR can enter the sleep mode early once its output has been obtained by the downstream pipeline stage.In order to assess the strength of the proposed AFPL, it is carried out in a Kogge-Stone Adder for performance comparison.

 

Index Terms: - Asynchronous circuit, Low power electronics, C-element, Power gating.

[1] M. Arsalan and M. Shams,"Asynchronous Adiabatic logic," in Proc.IEEE Int.Symp.Circuits Syst.May 2007,pp.3720-3723.

[2] Z. Chen, M. Johnson, L. Wei, and K. Roy, "Estimation of standby leakage power inCMOS circuits considering accurate modeling of transistor stacks," in Proc. Int. Symp. Low Power Electron. Design, 1998, pp. 239–244.

[3] K. Ishida, K. Kanda, A. Tamtrakarn, H. Kawaguchi, and T. Sakurai, "Managing subthreshold leakage in charge-based analog circuits with low-VTH transistors by analog T-switch (AT-switch) and super cut-off CMOS (SCCMOS)," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp.859–867, Apr. 2006.

[4] H. Jeon, Y.-B. Kim, and M. Choi, "Standby leakage power reduction technique for nanoscale CMOS VLSI systems," IEEE Trans. Instr.Meas., vol. 59, no. 5, pp. 1127–1133, May 2010.

[5] T. Lin,K-S. Chong,B-H.Gwee, and J.S. Chang," Fine-grained power gating for leakage and short ciruit power reduction by using asynchronous logic," in Proc.IEEE Symp.Circuits Syst.,May 2009,pp.3162-3165.